


**CONTENTS**

SHEET 1	TITLE PAGE
SHEET 2	SRIO SMA INTERFACE 0, TSi568A Port 0
SHEET 3	SRIO SMA INTERFACE 1, TSi568A Port 8
SHEET 4	SRIO HIP INTERFACE 0, TSi568A Port 6
SHEET 5	SRIO AMC INTERFACE 0, TSi568A Port 12
SHEET 6	SRIO AMC INTERFACE 0, TSi568A Port 4
SHEET 7	SRIO AMC INTERFACE 1, TSi568A Port 10
SHEET 8	SRIO AMC INTERFACE 2, TSi568A Port 2
SHEET 9	Serial / LVDS Connector (4x), TSi568A Port 14
SHEET 10	TSi568A JTAG AND CONFIGURATION PORTS
SHEET 11	CLOCK GENERATION
SHEET 12	TSi568A CLOCKS, RESET AND INTERRUPTS
SHEET 13	TSi568A POWER
SHEET 14	TSi568A GROUND
SHEET 15	POWER INTERFACE AND REGULATION, LED's
SHEET 16	CONTROL PROCESSOR INTERFACE <ul style="list-style-type: none"> <li>- TSi568A JTAG INTERFACE</li> <li>- TSi568A MODE SELECT SWITCHES</li> <li>- TSi568A POWER DOWN SWITCHES</li> <li>- TSi568A SPEED SELECT SWITCHES</li> <li>- EXTERNAL CONTROL INTERFACE</li> <li>- AMC JTAG INTERFACE</li> </ul>




NOTE: Place Discretes as close to U1 as possible


NOTE: Place Capacitors as close to U1 as possible

SH [16] SPO\_MODESEL SPO\_MODESEL AD22 SPO\_MODESEL  
 SH [16] SPO\_PWRDWN SPO\_PWRDWN AE22 SPO\_PWRDWN  
 SH [16] SP1\_PWRDWN SPT\_PWRDWN AF22 SP1\_PWRDWN

SMA Interface 0			
Title			
SRDP			
Size	Document Number	Rev	
C	<Doc>	B	
Date:	Tuesday, June 27, 2006	Sheet	2 of 16







SMA Interface 1			
Title	SRDP		
Size	Document Number	Rev	
C	<Doc>	B	
Date	Tuesday, June 27, 2006	Sheet	3 of 16




SH [16] SP6\_MODESEL SP6\_MODESEL AB3 SP6\_MODESEL  
 SH [16] SP6\_PWRDWN SP6\_PWRDWN W5 SP6\_PWRDWN  
 SH [16] SP7\_PWRDWN SP7\_PWRDWN W6 SP7\_PWRDWN

NOTE: Place Capacitors as close to U1 as possible







### SRIO / HIP Connectors



### SRIO / HIP Guide Pins







SRIO / HIP Interface			
Title	SRDP		
Size	Document Number	Rev B	
C	<Doc>		
Date	Tuesday, June 27, 2006	Sheet	4 of 16



ADDRESS MAP GA[2:0] = UGU









Title		AMC Interface 0	
Size		SRDP	
C	Document Number	<Doc>	Rev B
Date:	Tuesday, June 27, 2006	Sheet	5 of 16





ADDRESS MAP GA[2:0] = UUG



AMC Interface 1			
Title	SRDP		
Size	Document Number	Rev	
C	<Doc>	B	
Date	Tuesday, June 27, 2006	Sheet	7 of 18




ADDRESS MAP GA[2:0] = UUP


AMC Interface 2	
Title	SRDP
Size	Document Number
C	<Doc>
Date	Tuesday, June 27, 2006
Sheet	8 of 18
Rev	B












TSI568A CLOCKS, RESET AND INTERRUPTS		
SRDP		
Size C	Document Number <Doc>	Rev B
Date: Tuesday, June 27, 2006	Sheet 12	of 16




A2	VSS0		VSS141	H2
A3	VSS1		VSS140	H1
A4	VSS2	U1L	VSS139	F22
A5	VSS3		VSS138	F20
A6	VSS4		VSS137	F18
A23	VSS5	TS1568A	VSS136	F16
A24	VSS6		VSS135	F14
A25	VSS7		VSS134	F12
A26	VSS8		VSS133	F10
B23	VSS9		VSS132	F8
B26	VSS10		VSS131	F6
C23	VSS11		VSS130	F3
C26	VSS12		VSS129	F1
D23	VSS13		VSS128	E22
D26	VSS14		VSS127	E14
E23	VSS15		VSS126	D22
E24	VSS16		VSS125	D20
E26	VSS17		VSS124	D14
F23	VSS18		VSS123	D12
F24	VSS19		VSS122	D8
F26	VSS20		VSS121	D6
G7	VSS21		VSS120	D4
G9	VSS22		VSS119	D3
G11	VSS23		VSS118	D2
G12	VSS24		VSS117	D1
G13	VSS25		VSS116	C22
G15	VSS26		VSS115	C20
G16	VSS27		VSS114	C18
H6	VSS28		VSS113	C16
H8	VSS29		VSS112	C14
H10	VSS30		VSS111	C12
H11	VSS31		VSS110	C10
H12	VSS32		VSS109	C8
H13	VSS33		VSS108	B20
H14	VSS34		VSS107	B16
H15	VSS35		VSS106	B12
H16	VSS36		VSS105	B8
H17	VSS37		VSS104	B6
H18	VSS38		VSS103	B4
H19	VSS39		VSS102	B3
J7	VSS40		VSS101	B1
J8	VSS41		VSS100	A22
J9	VSS42		VSS99	A20
K20	VSS43		VSS98	A18
K23	VSS44		VSS97	A16
K26	VSS45		VSS96	A14
L23	VSS46		VSS95	A12
L26	VSS47		VSS94	A10
M18	VSS48		VSS93	AE21
M19	VSS49		VSS92	AC21
M20	VSS50		VSS91	Y18
M21	VSS51		VSS90	Y16
N7	VSS52		VSS89	Y14
N8	VSS53		VSS88	Y12
N9	VSS54		VSS87	Y10
N20	VSS55		VSS86	W18
P8	VSS56		VSS85	W17
P18	VSS57		VSS84	W16
R6	VSS58		VSS83	W14
R19	VSS59		VSS82	W13
R20	VSS60		VSS81	W12
T6	VSS61		VSS80	W11
T19	VSS62		VSS79	W10
U7	VSS63		VSS78	W9
U9	VSS64		VSS77	W8
U19	VSS65		VSS76	W7
U20	VSS66		VSS75	W6
V1	VSS67		VSS74	V19
V4	VSS68		VSS73	V18
V7	VSS69		VSS72	V17
V11	VSS70		VSS71	V16

D\_GND

H3	VSS142	U1M	VSS282	AF19
H4	VSS143		VSS281	AF17
H6	VSS144		VSS280	AF15
H21	VSS145	TS1568A	VSS279	AF13
H23	VSS146		VSS278	AF11
H24	VSS147		VSS277	AF9
H25	VSS148		VSS276	AF7
H26	VSS149		VSS275	AF5
J9	VSS150		VSS274	AE19
J13	VSS151		VSS273	AE17
J15	VSS152		VSS272	AE15
J17	VSS153		VSS271	AE13
K1	VSS154		VSS270	AD19
K3	VSS155		VSS269	AD17
K4	VSS156		VSS268	AD15
K5	VSS157		VSS267	AD13
K6	VSS158		VSS266	AD11
K10	VSS159		VSS265	AD9
K12	VSS160		VSS264	AD7
K14	VSS161		VSS263	AC19
K16	VSS162		VSS262	AC17
K18	VSS163		VSS261	AC15
K21	VSS164		VSS260	AC11
K24	VSS165		VSS259	AC7
K26	VSS166		VSS258	AC5
L11	VSS167		VSS257	AB26
L13	VSS168		VSS256	AB24
L15	VSS169		VSS255	AB23
L16	VSS170		VSS254	AB22
L17	VSS171		VSS253	AB21
M1	VSS172		VSS252	AB19
M2	VSS173		VSS251	AA19
M3	VSS174		VSS250	AA17
M4	VSS175		VSS249	AA15
M5	VSS176		VSS248	AA13
M6	VSS177		VSS247	AA11
M10	VSS178		VSS246	AA9
M12	VSS179		VSS245	AA7
M14	VSS180		VSS244	AA5
M16	VSS181		VSS243	Y26
M18	VSS182		VSS242	Y25
M21	VSS183		VSS241	Y24
M23	VSS184		VSS240	Y23
M24	VSS185		VSS239	Y21
M25	VSS186		VSS238	Y26
M26	VSS187		VSS237	V24
N9	VSS188		VSS236	V21
N11	VSS189		VSS235	V18
N12	VSS190		VSS234	V16
N15	VSS191		VSS233	V14
N17	VSS192		VSS232	V12
P1	VSS193		VSS231	V10
P3	VSS194		VSS230	U17
P6	VSS195		VSS229	U15
P10	VSS196		VSS228	U13
P12	VSS197		VSS227	U11
P14	VSS198		VSS226	U9
P16	VSS199		VSS225	T26
P18	VSS200		VSS224	T24
P21	VSS201		VSS223	T24
P22	VSS202		VSS222	T23
P23	VSS203		VSS221	T18
P24	VSS204		VSS220	T14
P26	VSS205		VSS219	T16
R9	VSS206		VSS218	T14
R11	VSS207		VSS217	T12
R13	VSS208		VSS216	T10
R15	VSS209		VSS215	T6
R17	VSS210		VSS214	T4
T1	VSS211		VSS213	T3
			VSS212	T2




D\_GND



POWER CONDITIONING		
Title	SRDP	
Size	Document Number	Rev
C	<Doc>	B
Date:	Tuesday, June 27, 2006	Sheet 15 of 16

Tsi568A JTAG INTERFACE

AMC JTAG INTERFACE



Tsi568A POWER DOWN CONTROL 0-7 SWITCH

Tsi568A POWER DOWN CONTROL 8-15 SWITCH

CONTROL PROCESSOR INTERFACE			
Title	SRDP		
Size	Document Number	Rev B	
C	<Doc>		
Date	Tuesday, June 27, 2006	Sheet	16 of 16